Neural network implementation on a FPGA

This work implemented a feedforward neural network on a FPGA (field programmable gate array). A study was conducted to find the minimum precision required to maintain a recognition rate of at least 95% for two characters within an optical character recognition application. To reduce the circuit size, the bit serial architecture was realised to perform the arithmetic operation. This resulted in an optimal use of the FPGA resources.