Equivalent Dominant Pole Approximation of Capacitively loaded VLSI Interconnection

The equivalent dominant pole approximation including delay term is proposed for the transient response calculation of an uniformly distributed URC line loaded with capacitance. Transfer functions for voltage and current excitations have been derived and their applications for modeling of VLSI interconnections have been discussed.