Novel circuit techniques for zero-power 25-ns CMOS erasable programmable logic devices (EPLDs) | IEEE Journals & Magazine | IEEE Xplore