Random logic design utilizing single-ended cascode voltage switch circuits in NMOS

A method is described for improving the functional efficiency of logic circuits through cascoding. Significant performance and density improvements and a simultaneous reduction in power consumption can be achieved. This is demonstrated through a design example.