A complementary driver with a subnanosecond rise time

A circuit specifically designed as a complementary driver for a high- speed scaling circuit is described. This circuit incorporates the principle of time-delayed negative feedback by using a passive delay line in the feedback path. The delay line provides optimum positioning of the bias voltage at the base of the nondriven transistor in a current-mode pair.