History effect characterization in PD-SOI CMOS gates

Partially depleted SOI CMOS gates with floating body exhibit variable propagation delays because of the history effect. In this paper we address the problem of how to find the steady-state in a CMOS gate without resorting to huge computer resources. Moreover, a simple method for the evaluation of delay upper and lower bounds is described.