Discrete wavelet transform architecture using fast processing elements

The paper presents a folded architecture for the Discrete Wavelet Transform using fast processing elements. An improved design method allows the optimization of the register allocation scheme resulting in a reduction of the required hardware.