Design of an efficient unification processor

A novel architecture is proposed for a unification processor based on a linear (parallel substitution) unification (LPSU) algorithm. The operations of parallel search and substitution are supported through associative techniques. The unification processor (UP) can be used as a coprocessor in a closely-coupled multiprocessing environment or as a processing resource in a distributed environment.<
>