Logical clock requirements for reverse engineering scenarios from a distributed system | IEEE Journals & Magazine | IEEE Xplore