A comprehensive metric for evaluating interconnect performance

A methodology to benchmark and develop interconnect performance is presented. The methodology uses stochastic wiring distribution model in conjunction with a performance metric to help develop and benchmark an interconnect system for a VLSI processor using CMOS technology. The importance of repeaters is clearly demonstrated as a driver to meet performance constraints.