Design and testing of SDH equipment clock (SEC) in SDH 155 Mbit/s system

We present a practical design of the SDH equipment clock (SEC) in an SDH 155 Mbit/s system (STM-1 hierarchical level) and the results of testing the transfer function, output wander, and short-term and long-term phase transient responses.