Design of an electronically adaptable low-power reference cell for low-cost CMOS processes

This paper presents the design of a voltage reference cell suitable for low-voltage and low-power applications without the usage of bipolar structures. The respective reference voltage can be trimmed within a certain range to compensate the unavoidable process variations. The chip is designed based on a 0.13 μm CMOS technology.