EMI-inducted failures in MOS power transistors

The present paper discusses the susceptibility of MOS power transistors to electromagnetic interference affecting the drain terminal. To this purpose, the low side configuration is considered and susceptibility analyses are carried out referring to simple small-signal models of the MOS transistor. The prediction of the susceptibility levels obtained in this way are validated through time domain simulations and experimental tests.