Mobility-Enhanced MOS Device Technologies in Nano-CMOS era

This paper reviews our recent results on these carrier-transport-enhanced CMOS structures on the Si platform for future high performance and low power LSIs.The improvement of carrier transport properties can be obtained through a variety of ways including the optimal choices of surface orientations, channel directions, strain configurations and channel materials are summarized.