H/W-S/W co-verification in ATM

This paper presents a verification strategy for the hardware-software interface of a large ATM switch. The complexity of such a system and the requirements are discussed. A modeling strategy based on software emulation is presented which will allow for the functional verification of the interface prior to lab samples being available, resulting in reduced system integration times.<
>