Transistor design with TCAD tuning and device optimization for process/device synthesis

Process/device synthesis using automated optimized device design with a set of target/constraint values is investigated to reduce device design time and product cycle time. As a first step, the authors report results on (a) transistor design methodology, (b) TCAD simulator tuning methodology, and (c) device optimization using process sensitivity considerations and a new transistor figure-of-merit for digital circuit speed.<
>