Si Circuits Design Automation Using Ample Language

This paper presents AMPLE language utilization for a layout generation. A current mirror generator is described. Next, the proposed solution is presented as a part of a design flow for SI circuits. Another tool improving the design - Current Mirror Maker is also presented. This tool calculates transistors' sizes, which fulfil the given requirements of the circuit for the desired technology. The whole approach was practically verified during the design of fabricated testing chip