Challenges in barrier and seed layers characterization of Cu technology IC devices

Ta barrier and Cu seed layer characterization becomes extremely challenging with devices scaling down into the 130- and 90-nm regime. This paper aims at providing a feasible solution for this challenge from both sample preparation and transmission electron microscopy imaging perspectives. Different sample preparation and imaging techniques are compared here