A state-serial Viterbi decoder architecture for digital radio on FPGA

This paper proposes an area-efficient Viterbi decoder architecture for digital radio receivers, which exploits the new features offered by modern FPGA. Implementation results show that our architecture meets the throughput requirements for the DAB and DRM standards, while consuming extremely few hardware resources