IEEE Standard Testability Method for Embedded Core-based Integrated Circuits

A mechanism for the test of core designs within a system on chip (SoC) is defined. This mechanism is a hardware architecture and the core test language (CTL) is leveraged to facilitate communication between core designers and core integrators.