Home  |   Login  |   Logout  |   Access Information  |   Alerts  |   Purchase History  |   Cart  |   Sitemap  |   Help   
 
CrossRef Search
BROWSE SEARCH IEEE XPLORE GUIDE SUPPORT
You requested this document:
1. Boost logic : a high speed energy recovery circuit family
Sathe, V.S.; Papaefthymiou, M.C.; Ziesler, C.H.;
VLSI, 2005. Proceedings. IEEE Computer Society Annual Symposium on
11-12 May 2005 Page(s):22 - 27
Abstract:

In this paper, we propose boost logic, a logic family which relies on voltage scaling, gate overdrive, and energy recovery techniques to achieve high energy efficiency at frequencies in the GHz range. The key feature of our design is the use of an energy recovering "boost" stage to provide an efficient gate overdrive to a highly voltage-scaled logic at near-threshold supply voltage. We have evaluated our logic family using simulation results from an 8-bit carry-save multiplier in a 0.13 μm CMOS process with Vth = 340 mV at 1.4 GHz and a 1.1 V supply voltage, the boost multiplier dissipates 3.44 pJ per computation, achieving 57% energy savings with respect to its static CMOS counterpart. Using low Vth devices, boost logic has been verified to operate at 2 GHz with a 1.2 V voltage supply and 3.76 pJ energy dissipation per cycle.
Abstract | Full Text: PDF(240 KB)    IEEE CNF
 
» Key
IEEE JNL IEEE Journal or Magazine
IEE JNL IEE Journal or Magazine
IEEE CNF IEEE Conference Proceeding
IEE CNF IEE Conference Proceeding
IEEE STD IEEE Standard
 
 
Indexed by IEE Inspec
© Copyright 2009 IEEE – All Rights Reserved