Weinhardt, M.
Luk, W.
Dept. of Comput., Imperial Coll. of Sci., Technol. & Med., London, UK;
This paper appears in: Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Publication Date: Feb 2001
Volume: 20
,
Issue: 2
On page(s):
234
- 248
ISSN: 0278-0070
Digital Object Identifier: 10.1109/43.908452
Current Version Published: 2002-08-07
Abstract
This paper presents pipeline vectorization, a method for synthesizing hardware pipelines based on software vectorizing compilers. The method improves efficiency and ease of development of hardware designs, particularly for users with little electronics design experience. We propose several loop transformations to customize pipelines to meet hardware resource constraints while maximizing available parallelism. For runtime reconfigurable systems, we apply hardware specialization to increase circuit utilization. Our approach is especially effective for highly repetitive computations in digital signal processor (DSP) and multimedia applications. Case studies using field programmable gate arrays (FPGAs)-based platforms are presented to demonstrate the benefits of our approach and to evaluate tradeoffs between alternative implementations. For instance, the loop-tiling transformation, has been found to improve vectorization performance 30-40 times above a PC-based software implementation, depending on whether runtime reconfiguration (RTR) is used
Index
Terms
Available to subscribers and IEEE members.
References
Available to subscribers and IEEE members.
Citing Documents
Available to subscribers and IEEE members.
You are not
logged in.
Guests
may access Abstract records free of charge.
Cart
