Storage array and sense/refresh circuit for single-transistor memory cells

The read signals of dynamic single-transistor MOS memory cells decrease with decreasing cell area. This paper will discuss a noise-compensating array and sensitive refresh amplifiers allowing a minimum cell area of 1600 μm
²
(2.6 mil
²
).