Lateral porous silicon membranes with tunable pore size for on-chip separation | IEEE Conference Publication | IEEE Xplore