A semi-insulation structure for integrating vertical DMOS in smart power integrated circuits

A semi-insulation structure was proposed for high block voltage for vertical DMOS power devices. A smart power integrated circuit (SPIC) was designed and fabricated. The tested result of D-S block voltage of vertical DMOS is about 120V. The breakdown voltage of the isolation structure is about 129V.