A 30ns-32b programmable arithmetic operator

This paper will cover a programmable arithmetic operator implemented in a 6.9×7.1mm gate array chip containing 6000 logic ceils, dissipating less than 1W. The measured gate array is 200ps in a 0.5μm CMOS technology.