Layout and test design of synchronous LSI circuits | IEEE Conference Publication | IEEE Xplore