A scalable hardware architecture for prime number validation | IEEE Conference Publication | IEEE Xplore