Analysis of strained-silicon-on-insulator double-gate MOS structures | IEEE Conference Publication | IEEE Xplore