Time-energy design space exploration for multi-layer memory architectures | IEEE Conference Publication | IEEE Xplore