Electro-thermal simulation for the prediction of chip operation within the package

The device level electro-thermal simulation of analog circuits and the logical gate level logi-thermal simulation of digital circuits are addressed in the paper. After presenting the main algorithms, realization questions are also discussed. For both the electro-thermal cases, simulated results of realized structures are presented. These are compared with benchmark results, proving the applicability and the accuracy of the methods.