New DCT computation algorithm for VLIW architecture

A new DCT computation algorithm is presented, which is based on an existing fast DCT algorithm and has fully utilized the parallelism of the VLIW (very long instruction word) architecture of DSP to achieve high speed performance. Simulation results show that this method can reduce computing cycles by more than 70% and 20%, compared with normal and fast DCT computation algorithms, respectively.