A new nibbled-page architecture for high density DRAMs

In this paper, a new nibbled-page architecture is proposed. The new architecture can access all col- data of the selected row randomly in unit of 8 bits. Therefore the new architecture cm fulfill the wide applications especially for ultra high speed inter cache-memory main-memory data transfer.