Simulation of on-chip interconnection effects in CMOS circuits

This paper describes shortly the methodology of postlayout VLSI chip verification oriented on interconnection parasitic effects. The method for selecting long and neighbouring interconnections is presented. Criteria for choosing the simulation models are described.