Background digital error correction technique for pipelined analog-digital converters

This paper describes a technique for digital error correction in pipelined analog-digital converters. It makes use of a slow, high resolution ADC in conjunction with an LMS algorithm to perform error correction in the background during normal conversion. The algorithm has been shown to correct for errors due to capacitor ratio mismatch, finite amplifier gain and charge injection within the same framework.