Low voltage tunneling in ultra-thin oxides: a monitor for interface states and degradation

In this paper we report data on NMOS devices with ultra thin oxide (t/sub ox/=2 nm) and heavily doped substrates, showing, for the first time, that the gate current, for very low biases (-|V/sub FB/|