An 80 nm dual-gate CMOS with shallow extensions formed after activation annealing and SALICIDE | IEEE Conference Publication | IEEE Xplore