Implementation of a combined high-speed interpolation and decimation wave digital filter

In this paper we discuss the design and implementation of a novel class of high-speed wave digital filter structures for interpolation and decimation. Four different structures were compared with respect to chip area, power consumption and speed. The best of these structures was combined into an interpolation and decimation filter and has been implemented using redundant arithmetic and standard cells.