High volume manufacturing issues for on-die interconnects at the 45nm process node

High volume manufacturing (HVM) for silicon devices poses numerous challenges beyond simply designing and demonstrating a useful product. This paper describes several of those challenges using examples from Intel's HVM experience fabricating on-die interconnects for high performance logic products at the 45nm process node.