VLSI architectures for iterative decoders in magnetic recording channels | IEEE Journals & Magazine | IEEE Xplore