A spacer patterning technology for nanoscale CMOS | IEEE Journals & Magazine | IEEE Xplore