New Transistor Structure Optimization for 0.25/spl mu/m Cmos Technology | IEEE Conference Publication | IEEE Xplore