All-digital Multi-phase Delay Locked Loop For Internal Timing Generation In Embedded And/or High-speed DRAMs | IEEE Conference Publication | IEEE Xplore