FPGA-based fine grain processor array design considerations

Recent advances in FPGA technology offer a suitable environment for massively parallel, fine-grain array architectures. The paper gives geometric criteria for an optimal "jigsaw tessellated" processor cell, and cost function for cell placement. The paper demonstrates the use of FPGA-based processor arrays by the implementation results of cellular image processing algorithms. The outlined concepts are being implemented in a placement-routing tool.