High performance VLSI architecture for the trellis coded quantization | IEEE Conference Publication | IEEE Xplore