VLSI design of echo cancelers for the HDSL system

A VLSI design of an echo canceler for a high bit-rate digital subscriber line transceiver is presented. The paper begins with the basic architecture and considers the operation of the various units in some detail. It concludes with simulation results which demonstrate that the data clock can be as high as 1.2 MHz.<
>