Speeding up SAT for EDA | IEEE Conference Publication | IEEE Xplore