Jitter optimization based on phase-locked loop design parameters | IEEE Conference Publication | IEEE Xplore