A statistical MOS model for CAD of submicrometer analog IC's

A novel statistical model for MOS transistor drain current has been developed that allows us to explore IC architectures and study the effects of technological variations on the system performance without using time-consuming Monte Carlo simulations. Characterizing this model only requires a cheap and simple estimation of the mean value and autocorrelation function of a single stochastic process describing all the process/device variations.