Positive feedback CMOS charge-pump circuits for PLL applications

Two new charge-pump topologies for RF applications are presented. Their switching speed is increased by using positive feedback, while the power consumption is reduced with current reuse paths. Simulation results for a 0.35 /spl mu/m AMS CMOS technology parameters, shows the feasibility of both structures for low-voltage high-frequency applications.